J Bend Programmable Logic Devices (PLD) 196

Reset All

Part	Manufacturer	Programmable IC Type	Grading Of Temperature	Form Of Terminal	No. of Terminals	Package Code	Package Shape	Package Body Material	Propagation Delay	Surface Mount	Maximum Supply Voltage	No. of Macro Cells	Technology Used	Nominal Supply Voltage (V)	Power Supplies (V)	Package Style (Meter)	Package Equivalence Code	Sub-Category	In-System Programmable	Output Function	Minimum Supply Voltage	Pitch Of Terminal	Maximum Operating Temperature	Organization	Minimum Operating Temperature	Finishing Of Terminal Used	Position Of Terminal	JESD-30 Code	Moisture Sensitivity Level (MSL)	Maximum Seated Height	Width	Qualification	Additional Features	JESD-609 Code	Maximum Clock Frequency	Maximum Time At Peak Reflow Temperature (s)	Peak Reflow Temperature (C)	Length	JTAG Boundary Scan Test	No. of I/O Lines
EPM7032SLC44-7N	Altera	EE PLD	Commercial	J Bend	44	QCCJ	Square	Plastic/Epoxy	7.5 ns	Yes	5.25 V	32	CMOS	5	5 V	Chip Carrier	LDCC44,.7SQ	Programmable Logic Devices	Yes	Macrocell	4.75 V	1.27 mm	70 °C (158 °F)	0 Dedicated Inputs, 36 I/O	0 °C (32 °F)	Matte Tin	Quad	S-PQCC-J44	3	4.572 mm	16.5862 mm	No		e3	166.7 MHz			16.5862 mm	Yes	36
EPM7032SLI44-7N	Altera	EE PLD	Industrial	J Bend	44	QCCJ	Square	Plastic/Epoxy	7.5 ns	Yes	5.5 V	32	CMOS	5	5 V	Chip Carrier	LDCC44,.7SQ	Programmable Logic Devices	Yes	Macrocell	4.5 V	1.27 mm	85 °C (185 °F)	0 Dedicated Inputs, 36 I/O	-40 °C (-40 °F)	Matte Tin	Quad	S-PQCC-J44	3	4.572 mm	16.5862 mm	No	32 Macrocells; 2 Labs; Configurable I/O operation with 3.3 V or 5 V	e3	166.7 MHz			16.5862 mm	Yes	36
EPM9320ALC84-10N	Altera	EE PLD	Commercial	J Bend	84	QCCJ	Square	Plastic/Epoxy	10.8 ns	Yes	5.25 V		CMOS	5		Chip Carrier				Macrocell	4.75 V	1.27 mm	70 °C (158 °F)	0 Dedicated Inputs, 60 I/O	0 °C (32 °F)	Matte Tin	Quad	S-PQCC-J84		5.08 mm	29.3116 mm	No	320 Macrocells; 20 Labs; 484 Flip Flops; Configurable I/O operation with 3.3 V or 5 V	e3	144.9 MHz			29.3116 mm		60
ISPLSI2032A-110LJN44	Lattice Semiconductor	EE PLD	Commercial	J Bend	44	QCCJ	Square	Plastic/Epoxy	13 ns	Yes	5.25 V	32	CMOS	5	5 V	Chip Carrier	LDCC44,.7SQ	Programmable Logic Devices	Yes	Macrocell	4.75 V	1.27 mm	70 °C (158 °F)	0 Dedicated Inputs, 32 I/O	0 °C (32 °F)	Matte Tin	Quad	S-PQCC-J44	3	4.572 mm	16.5862 mm	No		e3	77 MHz	40 s	245 °C (473 °F)	16.5862 mm	No	32

Programmable Logic Devices (PLD)

Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.

PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.