Pin/Peg Programmable Logic Devices (PLD) 8

Reset All

Part	Manufacturer	Programmable IC Type	Grading Of Temperature	Form Of Terminal	No. of Terminals	Package Code	Package Shape	Package Body Material	Propagation Delay	No. of Logic Cells	Surface Mount	Maximum Supply Voltage	Technology Used	No. of Inputs	Nominal Supply Voltage (V)	Power Supplies (V)	Package Style (Meter)	Package Equivalence Code	Sub-Category	Output Function	Minimum Supply Voltage	Pitch Of Terminal	Maximum Operating Temperature	Organization	No. of Dedicated Inputs	Minimum Operating Temperature	Finishing Of Terminal Used	Position Of Terminal	JESD-30 Code	Moisture Sensitivity Level (MSL)	Maximum Seated Height	Width	Qualification	Additional Features	JESD-609 Code	Maximum Clock Frequency	No. of Outputs	Peak Reflow Temperature (C)	Length	No. of I/O Lines
EPF8452AGC160-3	Altera	Loadable PLD	Commercial	Pin/Peg	160	PGA	Square	Ceramic, Metal-Sealed Cofired		336	No	5.25 V	CMOS	120	5	3.3/5,5 V	Grid Array	PGA160M,15X15	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 120 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P160	1	5.34 mm	39.624 mm	No	336 Logic Elements	e0	385 MHz	116	220 °C (428 °F)	39.624 mm	120
EPF10K100GC503-3DX	Altera	Loadable PLD	Commercial	Pin/Peg	503	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	4992	No	5.25 V	CMOS	406	5	3.3/5,5 V	Grid Array, Interstitial Pitch	SPGA503,43X43	Field Programmable Gate Arrays	Registered	4.75 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 406 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P503	1	5.077 mm	57.4 mm	No		e0		406	220 °C (428 °F)	57.4 mm	406
EPF10K200EGC599-1	Altera	Loadable PLD	Commercial	Pin/Peg	599	PGA	Square	Ceramic, Metal-Sealed Cofired	0.4 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	9984 Logic Elements	e0	140 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K200EGC599-2	Altera	Loadable PLD	Commercial	Pin/Peg	599	PGA	Square	Ceramic, Metal-Sealed Cofired	0.6 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	9984 Logic Elements	e0	140 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K200EGC599-3	Altera	Loadable PLD	Commercial	Pin/Peg	599	PGA	Square	Ceramic, Metal-Sealed Cofired	0.8 ns	9984	No	2.7 V	CMOS	470	2.5	2.5,2.5/3.3 V	Grid Array	SPGA599,47X47	Field Programmable Gate Arrays	Mixed	2.3 V	2.54 mm	70 °C (158 °F)	470 I/O		0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	9984 Logic Elements	e0	140 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K250AGC599-1	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.5 ns	12160	No	3.6 V	CMOS	470	3.3	2.5/3.3,3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	12160 Logic Elements; 1520 Labs	e0	80 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K250AGC599-2	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.6 ns	12160	No	3.6 V	CMOS	470	3.3	2.5/3.3,3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	12160 Logic Elements; 1520 Labs	e0	80 MHz	470	220 °C (428 °F)	62.484 mm	470
EPF10K250AGC599-3	Altera	Loadable PLD	Commercial	Pin/Peg	599	IPGA	Square	Ceramic, Metal-Sealed Cofired	0.7 ns	12160	No	3.6 V	CMOS	470	3.3	2.5/3.3,3.3 V	Grid Array, Interstitial Pitch	SPGA599,47X47	Field Programmable Gate Arrays	Registered	3 V	2.54 mm	70 °C (158 °F)	4 Dedicated Inputs, 470 I/O	4	0 °C (32 °F)	Tin Lead	Perpendicular	S-CPGA-P599	1	5.08 mm	62.484 mm	No	12160 Logic Elements; 1520 Labs	e0	80 MHz	470	220 °C (428 °F)	62.484 mm	470

Programmable Logic Devices (PLD)

Programmable Logic Devices (PLDs) are digital circuits that are designed to be programmed by the user to perform specific logic functions. They consist of an array of configurable logic blocks (CLBs) that can be programmed to perform any digital function, as well as programmable interconnects that allow these blocks to be connected in any way the designer wishes. This makes PLDs highly versatile and customizable, and they are often used in applications where a high degree of flexibility and performance is required.

PLDs are programmed using specialized software tools that allow the designer to specify the logic functions and interconnects that are required for a particular application. This process is known as synthesis and involves translating the high-level design into a format that can be implemented on the PLD hardware. The resulting configuration data is then loaded onto the PLD, allowing it to perform the desired logic functions.

PLDs are used in a wide range of applications, including digital signal processing, computer networking, and high-performance computing. They offer a number of advantages over traditional fixed-function digital circuits, including the ability to be reprogrammed in the field, lower development costs, and faster time-to-market. However, they also have some disadvantages, including higher power consumption and lower performance compared to custom-designed digital circuits.